Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of our company's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next-generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.The ML, Systems, & Cloud AI (MSCA) organization at our company designs, implements, and manages the hardware, software, machine learning, and systems infrastructure for all our company services (Search, YouTube, etc.) and our company Cloud. Our end users, Cloud customers and the billions of people who use our company services around the world.
We prioritize security, efficiency, and reliability across everything we do – from developing our latest TPUs to running a global network, while driving towards shaping the future of hyperscale computing. Our global impact spans software and hardware, including our company Clouds Vertex AI, the leading AI platform for bringing Gemini models to enterprise customers.
Responsibilities
Lead the schematic capture and component selection for high-density, multi-layer PCBs (20+ layers) incorporating high-power ASICs (TPUs/CPUs), FPGAs, and high-speed memory (HBM/DDR5).
Design and validate high-speed interfaces including PCIe Gen 6.0/7.0, 400G/800G/1.6T Ethernet (PAM4). Collaborate with Signal Integrity (SI) engineers to define routing constraints and stack-up.
Design multi-phase power regulators (VRMs) capable of delivering >1000A currents with fast transient response for AI processors.
Work with PCB layout designers to guide placement and routing of critical signals and power planes.
Lead the lab bring-up of first-silicon/first-board by debugging hardware issues using oscilloscopes, TDRs, and logic analyzers to root-cause failures to component, assembly, or design issues.
We prioritize security, efficiency, and reliability across everything we do – from developing our latest TPUs to running a global network, while driving towards shaping the future of hyperscale computing. Our global impact spans software and hardware, including our company Clouds Vertex AI, the leading AI platform for bringing Gemini models to enterprise customers.
Responsibilities
Lead the schematic capture and component selection for high-density, multi-layer PCBs (20+ layers) incorporating high-power ASICs (TPUs/CPUs), FPGAs, and high-speed memory (HBM/DDR5).
Design and validate high-speed interfaces including PCIe Gen 6.0/7.0, 400G/800G/1.6T Ethernet (PAM4). Collaborate with Signal Integrity (SI) engineers to define routing constraints and stack-up.
Design multi-phase power regulators (VRMs) capable of delivering >1000A currents with fast transient response for AI processors.
Work with PCB layout designers to guide placement and routing of critical signals and power planes.
Lead the lab bring-up of first-silicon/first-board by debugging hardware issues using oscilloscopes, TDRs, and logic analyzers to root-cause failures to component, assembly, or design issues.
Requirements:
Minimum qualifications:
Bachelor's degree in Electrical Engineering or equivalent practical experience.
2 years of experience in high-speed board design (schematic and layout supervision) for server, networking, or high-performance computing products.
Experience designing with high-speed serial interfaces (e.g., SerDes, PCIe, Ethernet, DDR) and signal integrity (insertion loss, crosstalk, impedance matching).
Experience with DC-DC power converter design and power integrity concepts.
Experience bringing up SoCs and debugging interaction between hardware, firmware, and software.
Preferred qualifications:
Proficiency with EDA tools (e.g., Cadence Concept/Allegro, or similar).
Minimum qualifications:
Bachelor's degree in Electrical Engineering or equivalent practical experience.
2 years of experience in high-speed board design (schematic and layout supervision) for server, networking, or high-performance computing products.
Experience designing with high-speed serial interfaces (e.g., SerDes, PCIe, Ethernet, DDR) and signal integrity (insertion loss, crosstalk, impedance matching).
Experience with DC-DC power converter design and power integrity concepts.
Experience bringing up SoCs and debugging interaction between hardware, firmware, and software.
Preferred qualifications:
Proficiency with EDA tools (e.g., Cadence Concept/Allegro, or similar).
This position is open to all candidates.
