פורסם לפני יותר מחודש
פורסמה ברשת
The IP design team is looking for an experienced engineer to develop multiple IPs for SoCs (in Storage, Computer Vision and RISC-V CPU domains). In this Role you will get to handle micro-architecture definitions, RTL coding, block level simulations and synthesis.
Role expectations include working with partner design teams, physical design, verification, platform architecture and software teams to define the IPs micro architecture, implement the required HW and integrate it into multiple sub-systems in SoCs. In addition, you will synthesize the digital design to the latest process nodes and participate in the implementation process. If you are looking for a challenging technical role with a broad system view in a complex, control-oriented IPs, this could be a great opportunity for you.

Imagine what you could do here. new ideas have a way of becoming extraordinary products very quickly. Do you want to bring passion and dedication to your job? There’s no telling what you could accomplish at The people who work here have reinvented entire industries with all Hardware products. The same real passion for innovation that goes into our products also applies to our practices strengthening our dedication to leave the world better than we found it. Do you want to join us to help deliver the next groundbreaking products?

Requirements:
3+ year experience in VLSI design of Processor Cores/SoC.
Familiar with advanced design practices (Clock/Voltage domain crossing and Low Power Design).
Strong Verilog/System Verilog skills
Familiar with CPU/ARM instruction set standard an advantage
Familiar with the various backend tools (synthesis and STA) an advantage.
Experience with scripting and programming experience using several of the following: Perl, C, Python, and TCL.
Familiar with verification methodologies an advantage
Education & Experience
BSc/MSs in EE/CE

This position is open to all candidates.
מידת ההתאמה שלי לתפקיד
התאמה למשרה
התאמתך לתפקיד מחושבת על פי כישורך (כפי שסיפרת לנו עליהם) מול דרישות המעסיק - אין בכך כדי להעיד על קבלתך לעבודה (זה יחליט המעסיק)
כישורים חסרים
משרות חדשות במערכת שיכולות לעניין אותך
דוברי שפות
באר שבע
פורסם לפני 3 שבועות
We are looking for best-in-class Chip Design Verification Engineer to join our outstanding Networking Silicon engineering team. We are developing ...
דוברי שפות
פורסם לפני 3 שבועות
We are looking for best-in-class Physical Design CAD Engineer to join our outstanding Networking Silicon engineering team, developing the industry’s ...
אזור מרכז - גוש דן
פורסם לפני יותר מחודש
לתוכנית יוקרתית במרכז דרוש/ה מורה לפייתוןקו”ח לשלוח למייל. דרישות: חובה נסיון בתכנות והוראה בכיתה. המשרה מיועדת לנשים ולגברים כאחד.
דוברי שפות
פורסם לפני יותר מחודש
In this role, you will use the ASIC design experience to be part of a team that creates the SoC ...
דוברי שפות
אזור מרכז - גוש דן
פורסם לפני יותר מחודש
We are hiring dedicated engineers for CPU architecture and microarchitecture development targeted for low power mobile devices. As a RTL ...
פורסם לפני יותר מחודש
The IP design team is looking for an experienced engineer to develop multiple IPs for SoCs (in Storage, Computer Vision ...
פורסם לפני יותר מחודש
The IP design team is looking for an experienced engineer to develop multiple IPs for SoCs (in Storage, Computer Vision ...
פורסם לפני יותר מחודש
The IP design team is looking for an experienced engineer to develop multiple IPs for SoCs (in Storage, Computer Vision ...
חיפה
פורסם לפני יותר מחודש
In this role you will be familiar with cutting edge power management techniques including power management ICs control schemes, Chip ...
פורסם לפני יותר מחודש
In this role you will be familiar with cutting edge power management techniques including power management ICs control schemes, Chip ...
Mobileye
פורסם לפני יותר מחודש
The positionMobileye’s Automated Driving hardware group in Haifa is looking for a  junior Formal Verification Engineer.This is an exciting opportunity ...
חיפה
פורסם לפני יותר מחודש
This role is for a Design Verification Engineer who will enable us to produce fully functional first silicon IP designs. ...
אזור מרכז - גוש דן
פורסם לפני יותר מחודש
As IP Logic Design Engineer, you will combine RTL implementation and Micro-Arch. You work at the center of a PHY ...
פורסם לפני יותר מחודש
Define the block level design documents such as interface protocol, block diagram, transaction flow, pipeline, and more.Perform RTL development (e.g., ...
חיפה
פורסם לפני יותר מחודש
We are looking for an experienced engineer to develop multiple IPs for Apple SoCs (in Storage, Computer Vision and RISC-V ...
הצגת משרות נוספות