Responsibilities
" Verification environments creation, using SystemVerilog and UVM.
" Units and chip level test plan creation
" Implementation of test plans, test writing and debug
" Functional and code coverage of the design and test plan
" Simulation hardware accelerators (Synopsys Zebu) responsibility
" Leading a team of verification engineers
